Abstract-Power consumption of digital baseband processing of a wireless receiver can be reduced by operating the circuits at a reduced voltage where setup timing errors occur occasionally in a controlled way. One of the challenges is then to estimate the BER of the receiver and to create a control loop that controls the voltage such that the estimated BER is within the specifications of the system. The paper describes two mechanisms to realize such a control loop. The first one uses parity-based error detection; the second one is based on the application of forward error correction in the system. Both mechanisms have been modeled in an industrial low power receiver design that includes a model for setup timing error injection. Simulation results show that the control loops are able to accurately control the voltage to the lowest possible level such that the BER stays within the specified constraints.
Index Terms-Low-power digital design, variation tolerance, error resilience, wireless receiver.
I. INTRODUCTION
Because of the quadratic relationship between supply volt age and power, reduction of the supply voltage of digital circuits is one of the most effective methods to reduce power.
However, the supply voltage has to be sufficiently high such that circuits are fast enough to meet the setup timing. The required voltage depends on several varying parameters for which one typically makes worst case assumptions at design time. The result is that circuits are typically operating at a higher voltage than strictly necessary. This margin, or guard band, is expensive in terms of power and tends to increase with more advanced process nodes and lower voltages. Voltage overscaling can be applied to programmable pro cessors where one corrects errors after detection so that the software is unaware of the timing errors. Voltage overscaling can also be applied to systems where the output quality does not have to be perfect. Digital signal processing systems often fall in this category as the signal is never perfect due to noise. In these systems voltage overscaling without timing error correction can be applied such that timing errors result reduced quality output as long as the quality level stays within specified limits. One type of systems where this applies and where low power is often one of the main targets are digital baseband processors for wireless communication.
In this paper we describe how we can apply voltage overscaling to a wireless receiver. Central to this is a control loop that controls the supply voltage based on an estimated output quality and a target output quality. Quality in this context relates to bit error rate (B ER). The paper proposes two methods to estimate quality. The first one is based on error detection by means of a parity bit per communication packet.
The BER and packet length are directly related to the parity error rate so parity error rate can be used for controlling the BER. The second method that we propose can be applied in communication systems with forward error correction (FEC).
By recoding the bits that are produced by the FEC decoder and comparing those with the coded (soft) bits that entered the FEC decoder we have an indication of how many errors have been corrected by FEC and that can be related to the quality of the uncoded bits after FEC decoding.
How much timing errors can be tolerated by voltage over scaling depends on the SNR of the wireless channel. A higher SNR in the wireless channel allows for more errors at the output of the receiver due to voltage overscaling. Therefore, a higher SNR results in lower power consumption. The system adapts itself therefore to both the conditions of the silicon, e.g., temperature, as well as the conditions in the wireless channel.
The proposed ideas have been modeled in a simulation model of an industrial quality low power receiver. Measure ments show that the control loops accurately control the voltage to the minimal level necessary for the specified quality.
We measure power reductions for the digital processing up to Smit et at. [5] also addresses the problem of BER estimation which is used to control various parameters in a communica tion stack. They use statistical information of the soft bits that are produced by a RAKE receiver. The receiver design that we will use for evaluation does not produce soft bits. Therefore, this technique is not applicable to those types of receivers.
Brehm et at. [6] 
III. SUPPLY VOLTAGE CONTROL

A. Variation Tolerance and Error Resilience
Fundamental to this work is the understanding how the functional correctness of a digital circuit behaves as the supply voltage is reduced. Figure 1 illustrates what happens when When we reduce the voltage even further to point C we will see an exponential increase in error rate as we lower the voltage.
The coefficient behind this exponential increase determines how graceful the block degrades in correctness.
The relation between error rate and supply voltage has been derived from simulations as well as measurements on real silicon designs [7] , [1] .
The difference in voltage between point A and B is the guard band that we apply to deal with parameter variation because we do not know the location of point B at design time. The difference between B and C is the power reduction that we can achieve when we are able to deal with the error rate corresponding to point C. Finally, the difference between A and C corresponds to the total power reduction that we aim to achieve in this work.
B. System Overview
We apply voltage overscaling by means of a control loop that keeps the quality of the receiver at a specified level. For a receiver, quality is measured in BER. If the quality is below a specified level then the voltage should be increased while if it is above specified level we can decrease voltage. Because we cannot determine the exact BER at the transceiver side, we need an indicator that directly relates to BER. The two following subsections will describe two proposed indicators. A quantizer in between them converts the control unit output to a level that the LDO regulator can generate. The following two subsections will describe two methods to control the voltage based on an output quality indication.
C. The parity based method
In this method we add a parity bit to every communication packet. NxH2001, the wireless transceiver that we use in this study, has programmable packet sizes of typically a few hundred bits so the overhead of the parity bit is small. Let P be one in case of a parity error and zero otherwise, then
where N is the packet size and B the BER. Because a parity check can only detect an odd number of errors, E[P] will be a value between 0 and 0.5.
The voltage control loop is implemented as follows:
where Ptar g et is the target parity error rate corresponding to the target BER of the system and Ki is the integral gain parameter of a PID controller that will determine how fast the control loop converges. The voltage is updated according to this expression after every packet reception. Notice that Ptar g et is a fractional value while P is integer. Figure 3 shows organization of the receiver with the parity based voltage control loop.
NxH2001 supports several phy modes of which some apply double differential modulation (DDM). The result of DDM is that bit errors typically occur in pairs which does not match with parity based error detection which can only detect an odd number of errors. This is easily repaired by the parity protecting only the even or odd numbered bits in the packet. where Htar g et is the target Hamming distance correspond ing to the target BER. Again, notice that Htar g et is a fractional value while H is integer. Figure 4 shows the organization of the receiver with the FEC voltage scaling method.
In the case C are soft bits, one can easily generalize the Hamming distance. This will improve the accuracy of the control loop.
IV. EXPERIMENTAL SETUP
The voltage overscaling concept is evaluated on the NxH2001 low power transceiver design. The digital design for the baseband processing of NxH2001 has been done in Systemc. We extended this design with the described methods and with a timing error injection model that models the behavior of the silicon under voltage overscaling.
A. NxH200i
NxH2001 is a low power multi standard transceiver that 
B. Timing Error injection
Setup timing errors will occur on the critical and near critical paths of the design. Where critical paths are located in the design is of course design dependent. In this study we do not want to make assumptions on the locations of critical paths. Therefore, we model the occurrence of timing errors in almost all parts that are timing error resilient. Our model injects timing errors after every stage of all FIR filters, after the cost update in the Viterbi demodulator, the outputs of the correlators, and the outputs of all CORDICs, except the CORDIC that is used to calculate the carrier frequency offset.
Timing errors are inject at these locations according to the model described by Krimer et at. [7] :
where Vcritical is the critical voltage at which timing errors start to occur, E is the error rate at the critical voltage, and S is voltage decrease that will increase the error rate by a factor of 10. The S parameter determines the degree of graceful degradation, where a larger value corresponds to more gracefulness.
For our experiments we will use Vcritical = O.SSv, E = 10 -6 , and S = 30mv. Recall that timing closure is possible at 0.6v so this corresponds to Vmax.
Krimer uses his model to model the failure of processor operations. Which bit of the output of an operation will fail is not relevant for Krimer; the complete operation will be re executed anyway. In our case we model each bit individually which is important as errors in more significant bits are likely to have a higher impact on the output of the receiver as well as they are more likely to occur due to carry propagation towards more significant bits. Therefore, we use the following model as a refinement on Krimer's model:
where B is the bit position and W the word size of the operation. This models that timing errors are more likely to occur in the higher bits.
Injecting a timing error is modeled by repeating the bit value from the previous clock cycle.
C. LDO Modeling
An LDO has to generate the overscaled voltage specified 
